A Design Method for Look-up Table Type FPGA by Pseudo-Kronecker Expansion

نویسندگان

  • Tsutomu Sasao
  • Jon T. Butler
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Look-up Table FPGA Synthesis from Minimized Multi-Valued Pseudo Kronecker Expressions

In this paper we outline a method for Look-up TableFPGA (LUT-FPGA) synthesis from minimized Multi-Valued Pseudo Kronecker Expressions (MV PSDKROs). By restricting logic minimization to consider only easily mappable expressions, a regular Cellular Architecture (CA) layout without routing overhead is obtained. In this way our method combines logic minimization, mapping and routing. The transforma...

متن کامل

Pseudo-CT Generation from Magnetic Resonance Imaging by fuzzy look up table algorithm

Introduction: Despite growing interest in the use of magnetic resonance imaging (MRI) in the external radiotherapy design process (RT), Computer Tomography (CT) remains a gold standard and is regarded as a basic imaging modality in radiotherapy. MRI shows the high contrast in soft tissues without any radiation exposure to patients. As a result, MRI is used in functional tissue ...

متن کامل

Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA

This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...

متن کامل

The Design of Improved Dynamic AES and Hardware Implementation Using FPGA

ByteSub is a key module in the AES hardware architectures. Most of the ByteSub design is accomplished by look-up table method. To reduce the complexity of AES module and improve the performance and security, we propose a novel dynamic ByteSub generator, which is composed of finite field inverse and multipliers. In our design, look-up table method is no more essential to the ByteSub hardware arc...

متن کامل

Novel Technique to Enhance Security of Reconfigurable Circuits

FPGAs are used in various applications like aero-space, automotive, military etc which require them to operate in different types of environments. Security of FPGA based system is a big concern as the system developed after lot of research can be stolen very easily. Nowadays, a lot of research is going on, considering various security aspects of FPGAs as the primary concern. Several cryptograph...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1994